

### **REMARKS**

This amendment is responsive to the Office Action, dated April 20, 2001. Attached hereto, therefore, are a request for a three-month extension of time and the appropriate fee.

Claims 1-24 and 28-32 are now pending. The Office Action rejects certain claims under 35 U.S.C. 112, second paragraph, rejects Claims 1, 2, 7-9, 13, 20, 21 and 23 under 35 U.S.C. 102(e)<sup>1</sup> as anticipated by U.S. Patent No. 6,083,811 to Riding, and rejects various other claim groups under 35 U.S.C. 103(a) as obvious over Riding in combination with one or more additional references.

### **Section 112 Rejections**

Applicants have carefully amended certain ones of the claims to address each of the Examiner's Section 112 concerns:

Applicants have amended the preamble of Claim 1 to recite "a plurality of dies" to provide antecedent support for the reference to "said" plurality of dies at line 7 of amended claim 1.

---

<sup>1</sup> The Office Action indicates that the rejections is based on 35 USC 102(b), but during a telephone conference with Applicants' attorney, the Examiner kindly confirmed that the applicable section is 102(e), not 102(b).

Applicants have amended Claims 13, 23 and 24 to provide literal antecedent basis for "said dies". In particular, Claim 13 now introduces "a die" that is "from said plurality of dies" and Claims 23 and 24 reference "said plurality of dies".

Applicants have resolved the antecedent problem with the reference to "said die" in Claims 14-16 by amending parent Claim 13 to introduce "a die" as noted above.

Applicants have resolved the antecedent problem with "said integrated circuit" in Claim 15 by amending the claim to recite "an integrated circuit".

Applicants have resolved the antecedent problem with Claim 16 by amending Claim 15 as just noted.

Applicants have resolved the antecedent problem with Claim 16's use of the phrase "a plurality of separated dies prepared by said method" to read "a plurality of dies manufactured by said method".

Finally, with regard to the use of the terms "low" in Claims 2, 3, 10, 18 and 19, Applicants have simply deleted those limitations from the claims. Claim 2, for example, now recites "a planarizing layer of material" rather than "a planarizing layer of *low stress* material".

The Examiner is invited to telephone the undersigned attorney if any further Section 112 concerns become apparent.

### **Rejections Based on Riding**


As noted in the introductory portion of these remarks, all of the Office Action's rejections rely upon Riding as prior art. The Riding reference corresponds to U.S. Patent No. 6,083,811. It issued on July 4, 2000, long after the November 11, 1997 filing date of the provisional patent application no. 60/065,088 to which Applicants' claim benefit. Accordingly, the Riding patent is available as a prior art reference under 35 U.S.C. 102(e) based on its filing date. The "effective date" of the Riding patent, in other words, is February 7, 1996.

In accordance with the applicable statutes and rules therefore, Applicants have elected to swear behind Riding by submitting declarations that provide substantial evidence that their herein claimed invention was invented prior to the effective date of the Riding patent. That reference no longer being applicable as a prior art reference, it appears that the present case is substantively in condition for allowance.


**Conclusion**

It now appearing that this case is fully in condition for allowance, Applicants earnestly solicit a notice to that effect. Applicants invite the Examiner to call the undersigned attorney if it appears that a phone conference would further this case in any way.

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Assistant Commissioner for Patents, Washington, DC 20231 on October 22, 2001  
Angela Williams

  
\_\_\_\_\_  
Signature  
October 22, 2001

Respectfully submitted,

  
\_\_\_\_\_

Joseph C. Andras  
✓ Registration No. 33,469  
Myers, Dawes & Andras LLP  
19900 MacArthur Blvd, Suite 1150  
Irvine, CA 92612



**Appendix of Amended Claims With Amendments Shown**

1           1.       (Twice Amended) A method for manufacturing a plurality of **dies**  
2       **containing** thinned integrated circuits from a semiconductor wafer having a  
3       thickness, a front surface and a backside surface, comprising:  
4               defining a plurality of grooves into said front surface of said semiconductor  
5               wafer to define said plurality of dies, said grooves penetrating into  
6               said surface at a predetermined distance less than said thickness  
7               of said semiconductor wafer so that said plurality of dies remain  
8               integral with said wafer;  
9               mounting said wafer to a flat rigid substrate to support said wafer, said  
10              wafer being mounted to said substrate with said front surface  
11              turned toward said substrate;  
12              mechanically removing a predetermined portion of said backside of said  
13              wafer until said thickness of said wafer is reduced to expose said  
14              plurality of grooves to said backside in preparation to separating  
15              said plurality of said dies, said dies remaining mounted to said  
16              substrate; and  
17              releasing said plurality of dies from said substrate.

1           2.       (Amended) The method of claim 1 further comprising disposing a  
2       planarizing layer of ~~low stress~~ material on said front surface of said wafer into  
3       which said plurality of grooves have been defined prior to mounting said front  
4       surface of said wafer to said flat substrate.

TC 3700 MAIL ROOM

JAN 16 2002

RECEIVED

1            3.        (Amended) The method of claim 1 further comprising disposing a  
2 layer of ~~low-stress~~ material on said front surface of said wafer before defining  
3 said plurality of grooves into said front surface of said wafer.

1            10.        (Amended) The method of claim 1 wherein mounting said wafer to  
2 said flat substrate comprises affixing said wafer by means of ~~a low-viscosity-low~~  
3 ~~stress-an~~ adhesive.

1            13.        (Amended) The method of claim 1 further comprising mounting a  
2 die from said plurality of dies onto a flexible film.

1            15.        (Amended) The method of claim 13 where mounting said die on  
2 said flexible film further comprises electrically coupling ~~said an~~ integrated circuit  
3 in said die to metalizations provided on said film.

1            18.        (Amended) The method of claim 17 wherein affixing said front  
2 surface to said flat substrate comprises affixing said front surface using ~~low~~  
3 ~~viscosity, low-stress materials~~ an adhesive material disposed between said  
4 front surface and said flat substrate.

5

5           19.    (Amended) The method of claim 18 further comprising pressing  
6   said wafer and substrate together with said ~~low viscosity and low stress~~  
7   adhesive material therebetween and curing said adhesive material while  
8   maintaining said pressure between said wafer and substrate.

1           23.    (Amended) The method of claim 1 where defining said plurality of  
2   grooves in said front surface of said wafer comprises defining linear grooves into  
3   said front surface of said wafer in an intersecting grid pattern to define each of  
4   said plurality of dies, thereby isolating each die by a surrounding moat of stress  
5   relieving grooves.

1           24.    (Amended) The method of claim 1 further comprising stacking a  
2   plurality of ~~separated~~ dies ~~prepared~~ manufactured by said method, and  
3   electrically interconnecting said plurality of dies.

1           25. — (Cancel) ~~An assembly used for manufacturing a plurality of thinned~~  
2   ~~integrated circuits from a semiconductor wafer having a thickness, a front surface~~  
3   ~~and a backside surface, comprising:~~

4           ~~a plurality of grooves defined into said front surface of said semiconductor~~  
5           ~~wafer to define said plurality of dies, said grooves penetrating into~~  
6           ~~said front surface a predetermined distance which is less than said~~

7                    thickness of said semiconductor wafer so that said plurality of dies  
8                    remain integral with said wafer; and  
9                    a flat rigid substrate mounted to said wafer to support said wafer, said  
10                  wafer being mounted to said substrate with said front surface  
11                  turned toward said substrate and to expose said backside of said  
12                  wafer for partial mechanical removal of said backside by an amount  
13                  sufficient to expose said plurality of grooves to said backside in  
14                  preparation to separating said plurality of said dies, said dies  
15                  remaining of mounted to said substrate.

1                  26. — (Cancel) The assembly of claim 25 further comprising a low  
2                  viscosity, low stress layer disposed between said front surface of said wafer and  
3                  said substrate to affix said front surface of said wafer to said substrate.

1                  27. — (Cancel) The assembly of claim 26 wherein said low viscosity, low  
2                  stress layer includes a polyimide layer disposed on said front surface.